

特開平8-125066

(1)公開日 平成8年(1996)5月17日

(1)登録番号

NO. 23/11

23/11

登録記号 内容登録番号

F1

技術分類

A 6921-18

NO. 23/12



(1)出願番号		(1)出願人	
(2)出願日		大日本印刷株式会社	
平成6年(1994)10月26日		東京都新宿区市谷本郷町一丁目1番1号	
		大日本印刷株式会社	
		八木 研	
		東京都新宿区市谷本郷町一丁目1番1号	
		大日本印刷株式会社内	
		日田 道雄	
		東京都新宿区市谷本郷町一丁目1番1号	
		大日本印刷株式会社内	
		外電士 小西 勉	

(56)【発明の名称】 電路封止型半導体装置とそれに用いられるリードフレーム、及び電路封止型半導体装置の製造方法

(57)【要約】

【目的】 更なる電路封止型半導体装置の高機能化、高級化が求められている中、半導体装置パッケージサイズにおけるチップの占有率を上げ、半導体装置の小型化に対応させ、同時に従来のTSOP等の小型パッケージに留まっていた更なる多ピン化を実現した電路封止型半導体装置を提供する。

【構成】 半導体電子の電子部の間に、半導体電子の電子と電気的に接続するための内部電子部と、半導体電子の電子部の間に接続して外部へと向く外部電子部への接続のための外部電子部と、自己内部電子部と外部電子部とを連絡する接続リード部とを一体とした半導体のリード部とを、接続接着剤層を介して、固定して設けており、且つ、固定基板への接続のための半田からなる外部電極を前記接続のリードの内蔵電子部に接続させ、少なくともその半田からなる外部電極の一部に前記基板より外部に露出させて設けている。



(୧୯୮୮ ମେସର୍ୟାନ୍ତିକାରୀ)

(お次第1) キヌはま子の石子町の町に、こよはま子の
の娘子と石子町にはあてたから内藤石子郎と、キヌは
ま子の娘子町の町へ通じてお郎へと向く内藤石子郎への
内藤のための内藤石子郎と、内記内藤石子郎とお母娘子
郎とを連ねするは戻りード郎とモーイとしたりード郎を
横並四、片山はお母娘を介して、比喩して並けており、
且つ、内藤石子郎への娘子のためキヌからなる内藤石
子郎を内藤石子郎のモリードの内藤石子郎に連ねさせ、少な
くとも内記キヌからなる内藤石子郎の一定にはおどより内
藤に並出させて並けていることを見たとてお母娘子郎
を連ねる。

(被攻撃3) キヨヒコ子の母子と云ふ時にひき取られた
る内野双子姫と、内臣臣子とひき取るための内臣双子
姫と、内臣内臣双子姫と内臣双子姫とを連ねる内ノリ
ード姫とを一体とし、内ノリード姫を、内ノリード姫を
介して、リードフレーム姫から連ねる一向側に突出
させ、内ノリード姫から連ねる一方に突出させ
て、内ノリード姫を内ノリード姫として見せ、内ノリード姫の
外側で、内ノリード姫と連ねし、一帯として全体を運用
する外側をひき取る所とすることを内ノリードフレー
ド。

けられた部分とを打ち替り、リードフレームの内側を
かたたま部分がエビネキテの端ニ部にくちようにして、内
部構造物を充てし、リードフレーム左端ニエビネキテへ
取付する工法。(C)リードフレームの内側を充し不
良の部分を打ち替きをかによりのばせ玉てらご様。

(D) 本當は子の子孫と、切絆されて、モロニヨテ
へ后嗣された内蔵は子孫の先祖統とモワイテボンティン
グしたはに、所詮により本當子孫ののみを本當に由出
コトヤハを封止する工作。 (E) 本當が前に由出した
内蔵子孫に本當からなる内蔵當主を封止する工作。
をも含ひことを内蔵とす所詮本當の封止工作。

（見明の日向な医師）

100013

（実業上の効用分野）本気瓶は、本ほねビニ子を有する効用分野の中ほね気瓶（プラスチックパッケージ）にし、特に、本ほねビニ子を向上させ、且つ、多機能化に付ける本ほねビニ子とその効用分野に付する。

0 0 0 2 }

10 〔技術の仕込〕近年、半導体ICでは、高集成化、小型化、低価格の追跡とミニチュア化的本性共存化と互存化の傾向(例)から、LSIのASICに代表されるように、MTTCT互換化、高機能化になってきており、これにはい、リードフレームを用いた封止型の半導体部品プラステックパッケージにおいても、その集成度のトレンドが、SOJ (Small Outline J-Lead Package) やQFP (Quad Flat Pack Package) のような既定次第のパッケージを経て、TSOP (Thin Small Outline Package) の改良による扁平化を主軸としたパッケージの小型化へ、さらにはパッケージ内部の3次元化によるチップ取扱いの向上を目的としたLOC (Lead On Chip) の開発へと進展して来た。しかし、自動封止型半導体部品パッケージには、高集成化、高機能化とともに、更に一層の多ビン化、複雑化、小型化が求められており、上記既存のパッケージにおいてもチップ内部部分のリードの引き回しがあるため、パッケージの小型化に限界が見えてきた。また、TSOP等の小型パッケージにおいては、リードの引き回し、ピンピンチから多ビン化に対しても限界が見えてきた。

100031

【販売が始めしようとする段階】上記のように、更なる販路網の拡大が販路網の変異化、多様化が求められており、販路網の拡大は包装パッケージの一層の多様化、規格化、小型化、多様化が求められている。販売網は、このような状況のもと、本筋は包装パッケージサイズにおけるチャップの占有率を上げ、本筋は包装の小型化に力を入れ、包装基盤への実質基盤を形成できる。即ち、既存基盤への実質基盤を向上させることができら販路網の拡大を促進しようとするところである。また、既存

に従事のTSOP車の小型パッケージに留めておった更なる多ピン化を実現しようとすらしのであら。

{ 0 0 0 4 }

【ははをがめするための手段】本章の取扱い止ヌキ組
ル基層は、半端は母子の双子組の面に、半端は母子の娘
子とて気的に結婚するための内組母子組と、半端は母子
の双子組の面へ組入して外組へと向く外組母子組への移
のための外組母子組と、外記内組母子組と外組母子組と
を組ねる階級リード組とを一とした12組のリード組
とを、始めは母子組を介して、組をして並けており、且
つ、四組基層等への内組のための本田からなる内組母子組
を内組母子組の各リードの内組母子組に組入させ、少なく
とも外記本田からなる内組母子組の一組は新規組より内組
に組入させて並けていることを特徴とすらしのである。
尚、上記において、内組母子組と外組母子組とを一とし
した12組のリード組の配列を半端は母子の双子組面上に
て次元的に配列し、外組母子組をキューボールにて見れ
ることによりBCA (Ball Grid Array)
のタイプの外組母子組はB面とT面とすることして2

〔0005〕そして、上記において、半端はま子の電子部は半端はま子の電子部の一方の辺の端中心部端上にそって配置されており、リード部は電子部の電子を抜むように対向した形で一方の辺に沿い抜けられていることを特徴とするものである。また、本発明のリードフレームは、該封止型半導体装置用のリードフレームであって、半端はま子の電子と電気的に結びするための内部電子部と、内部回路とは結ぶための外部電子部と、前記内部電子部と外部電子部とを直結する形のリード部とを一体とし、該外部電子部を、該封止型半導体装置用のリードフレームから直結する一方内側に突出させ、内側に先端部と直結部を介して接続する一方の内側電子部を直結しておる。是つ、各内部電子部の外側で、該封止型半導体装置用のリード部と直結し、一端として全部を接続する内側電子部を抜けることを特徴とするものである。尚、上記リードフレームにおいて、内部電子部と外部電子部とそれを直結する接続リード部とを一体とした組みを接続リードフレーム間に二次元的に配列するして成ることによりB-A (B:11 G:18 A:13.5) タイプの封止型半導体装置用のリードフレームとすることもできる。

〔0006〕本発明の新規封止安全装置は次度の製造方法は、半導体電子の電子制御部に、半導体電子の電子部と電気的に連絡するための内部電子部と、半導体電子の電子制御部へ接続して内部部へと向かう外部部への接続のための外部部電子部と、前記内部部電子部と外部部電子部とを組み下る接続リード部とを一体とした複数のリード部とを、地層接続部層を介して、固定して設けており、且つ、地層接続部層への固定のための半田からなるアダプタ部を有する。

{0007}

〔作用〕本発明の構造制空キルは、上記のような構成にすることにより、半導体電極パッケージサイズにおけるチップの占有率を上げ、半導体部品の小型化に対応できるものとしている。即ち、半導体部品の回路基板への実装率を向上し、回路基板への実装密度の向上を可能としている。尤しくは、内部電子部、外部電子部とを一体とした内部のリード部を半導体電子部に貼付後、一端を引張りして固定し、反対側電子部に半球からなる外部電極部を配置させていることより、部品の小型化を達成している。そして、上記半球からなる外部電極部を、半導体電子部には平行な面で二次元的に配列することにより、半導体部品の多ピン化を可能としている。半球からなる内部電極部を半球ボールとし、二次元的に球外部電極部を配列した場合にはBCGタイプとなり、半導体部品の多ピン化にに対応できる。また、上記において、半導体電子部の電子が半導体電子部の電子部の一部の辺の端部部材上にそって配置され、リード部に複数の電子を誘導するように内側に配置一対の辺に沿い並びられており、簡単な構造とし、電気性に適した構造としている。本発明のリードフレームは、上記のような構成にすることにより、上記構造制空キル部品の回路を可能とするものであろうが、過去のリードフレームと同様のエンチ

とがてもも、二只の内日本は日本は日本は日本は日本は日本は日本は日本は日本は日本は日本は、上花リードフレームを用いて、リードフレームの内
エヌ子が内でない西（西西）に内花内を内に、内花内を
内ににより、内向すと内花内子が内子を内花する花は東
とは東花に内花する花に内けられた花は東とを内花は
を、リードフレームの内花はかれた部分が本体東子
の端子めにくくようにして、内花内花を介して、リード
フレーム全子を内子子子へ内し、リードフレーム
の内花は花を内し不の部分を行らはと全子により内花
することにより、内花子と内花子を一ととした花
を内花キテ内花子上に内とした、二只の、内花は東
の小型化が可成な、且つ、多ビン化が可成な内花キテ
内花キテ内花の内花を可成としている。

(0 0 0 8)

【実施例】本実現の歯列拘束止型半球体装置の実施例を以下、図にそって説明する。図1 (a) は本実現の歯列拘束止型半球体装置の断面構造図であり、図1 (b) は裏面の断面構造である。図1中、1001に歯列拘束止型半球体装置、1011は半球体女子、1021はリード部、102Aは内部女子部、102Bは外部女子部、102Cは外部リード部、101Aは女子部 (パッド部)、103はワイヤ、104は歯列拘束部、105は歯列部、106は半田 (ペースト) からなる外部女子部である。本実現の歯列拘束止型半球体装置は、前述するリードフレームを用いたもので、内部女子部102A、外部女子部102Bを一体としたし半球のリード部102を多段半球体女子103上に施設構成104を介して形成し、且つ、外部女子部102B先に半田からなる外部女子部を配置し105より外部へ突出させて設けた、パッケージ構成が結果歯列装置の面積に拘束する形拘束止型半球体装置であり、内部女子部へ施設される面には、半田 (ペースト) を施設、固化して、外部女子部102Bが外部女子部と拘束的に接合される。本実現の歯列拘束止型半球体装置は、図1 (b) に示すように、半球体女子101の女子部 (パッド部) 101Aは半球体女子の中心部にはさみ込みして2回づつ、中心部1に沿って配置されており、リード部102も、内部女子部102Aが外部女子部 (パッド部) に囲った位置に半球体女子101の面の内側に中心部を嵌み対向するように配置されている。外部女子部102Bは内部女子部102Aから離れてリード部102Cを介して対向して位置し、ほぼ半球体女子の断面までに離れた位置で半球体女子部に嵌入する方向に、剪取リード102Cがし字に曲がり、外部女子部102Bはその先に位置し、半球体女子の面に平行な方向で一次元的に配置している。即ち、中心部を嵌み2回の内側部102Bの配置を絞りてている。そして、8カット女子1に連結させ、半田 (ペースト) からなる外部女子部105を断面部103より外部に突出させて設けている。歯列拘束部104としては、100mmのポリイド系の外側フレーム

と云ふ)を取いたが、他には、シリコンエラストомерイミド(TA1715(日本ヘーカライト日本企画)やビニル化ケン酸鉄(HGS200(日川企画日本企画))等のが選ばれ、上式反応式例では、半田ペーストからなる外見を呈するものがある。この部分は半田ボールに代えて下さい。尚、本式反応式例は2次元は、上記のように、パッケージ直角がねじ等の位置の直角に接着する。而後特に小変形されたパッケージであるが、四方方向についてし、41.0mm圧以下に下ることができ、且少し同時に遠近してあるものである。本式反応式においては外見を呈する、本式反応式の電子部(パッド部)にない2次元に配列したが、本式は電子の電子の位置を二次元的に配列し、内部電子部と外部電子部との一体となった組みを加え、本式は電子の電子部間に二次元的に配列して存在することにより、本式は電子の、一層の多ビン化に十分である。

〔0009〕 今いて、本実用のリードフレームの実用例を示す。Bにしとづいて説明する。本実用例リードフレームは、上記実用例とは2面に用いられたものである。B2は実用例リードフレームの平面図を示すので、図2中、200はリードフレーム、201は内部電子部、202は外部電子部、203は回路リード部、204は電極部、205はカバ部である。リードフレームは428金 (NI42XのFeと金) からなり。リードフレームの厚さは12、内部電子部のあらゆる厚みが0.05mm、外部電子部のあらゆる厚みが0.2mmである。内部電子部の内側に沿う元線巻き土を運ぶする運搬部205も又肉 (0.05mm厚) に形成されており、上述する本実用例は2面に用いられる構造を金型にて打ち込むし長い時間となっている。本実用例では外部電子部202は丸状であるが、これに限定はされない。また、リードフレームを428金として428金を用いたがこれに限定されない。MELをもつても良い。

10010】次に、上記実験リードフレームの回路方
法を用いて原理を説明する。図4は上記実験リード
フレームを複数した工具を示したものである。先ず、4
2台金 (N142%のFeと8%のMn) からなる。厚さ20.2
mmのリードフレーム板厚3.00を中厚し、板の端面を
鋸歯状を行ない凹凸状面を複数した (図4 (a)) は、リ
ードフレームをN1300の両面に複数のレジスト3.01
を重ねし、圧曲した。(図4 (b))。

次いで、リードフレーム取扱い規格の規定から所定のパターン紙を用いてレジストの所定の部分のみに曝光を行った後、製版装置し、レジストパターン301Aを形成した。(図3(c))

レジストとしては東洋化成による自社開発のユガ配位性レジスト (PMEK レジスト) を使用した。次いで、レジストパターン (0.1 μ m 間隔) を露地として、S 17 C-18 ポーメのビニ酸銀は塗にて、リードフレーム上に 1300 の露地から露地プレイントーンとして、ドロップ

のE区区か図2に示されたリードフレームを示した。
図3(c)、図2(d)のは、E20A1-A2におけるE区区である。これは、レジストを示したもの。
既存処理を見たは、所定のE区区(内部電子部を含む領域)のみに金メッキ処理を行った。(図3(c))

次、上記リードフレームの製造工程においては、図2(d)に示すように、新たに内部電子部を示すため、内部電子部からE区区からのエッチング(K台)を多く行い、反対E区区からは少なめにエッチング(E台)を行った。また、金メッキに代え、金メッキやパラジウムメッキでも良い。上記のリードフレームの寸法は、1ケの半導体を示すために必要なリードフレーム1ケの寸法は20mmであるが、通常は半導体のE区区から、リードフレーム素材をエッチング加工するは、図2に示すリードフレームを内部電子部付けした状態で作成し、上記の工程を行う。この場合は、図2に示す内部電子部203の一部に露出する部分(露出していない)をリードフレームの外側に露出して区別けはせざとする。

【0011】次に、上記のよにして作成されたリードフレームを用いた、本発明のE区区止空半導体装置のE区区寸法の実測例を図に示す。図4は、本実施例E区区止空半導体装置の製造工程を示すものである。図3に示すよにして作成されたリードフレーム400の内部電子部402を成す(図4)と並行する裏面に、ボリイミド系熱硬化型の絶縁被覆材(テープ)401(B立化成株式会社、HM122C)を、400°C、6Kg/m²で1.0cm圧延してはりつけた(図4(a))。この状態の平面図を図5に示す。このはりつけは金型405A、405Bにて(図4(b))。E区区止空半導体装置の先端部を示す寸法は403と、その部分の絶縁被覆材(テープ)401とを示すはりつけた。(図4(c))

次いで、内部電子部402を示すE区区寸法406A、406Bを用い、内部電子部402を含む不貫の部分を切り離す。當面対応したはり付けても良い。この場合には、通常のE区区リードフレームを用いたQFPパッケージ等のよにダムバー(B示していない)を立けると良い。リードフレーム400を半導体電子411へ石版した後、ワイヤー414により、半導体電子の電子(ハンド)413Aとリードフレーム400の内部電子部402Aとを電気的に結ぶした。(図4(d))

その後、所定の金型を用い、エポキシ系の樹脂415でリードフレーム400の内部電子部402Bのみを露出させ、全体を封止した。(図4(e))
ここでは、半導体装置(示していない)を用いたが、

E区区(E区区止)を示すが封止する場合、E区区に必要としない。ないで、封止されているE区区電子部410B上にE区区ベーストをスクリーン印刷により塗布し、半導体(ベースト)からなる内部電子部410を付し、本発明の半導体装置が入込型半導体装置を作出した。(図4(f))

又、半導体からなる内部電子部410の外縁に、スクリーン印刷に規定されるものでなく、リフロー等にボッティング等でし、E区区と半導体装置との接続に必要な半導体の半導体が付ければ良い。

【0012】

【発明の効果】本発明は、上記のように、更なる封止型半導体装置の高機能化、高機能化が求められる状況のもと、半導体装置パッケージサイズにおけるチップの寸法を上げ、半導体装置の小型化に対応させ、①内部電子部への実装面積を縮減できる、即ち、②実装面積への実装面積を向上させることができる過渡部の長さを可変としたものであり、同時に半導体のTSOP等の小型パッケージに適用であった更なる多機能化を実現した封止型半導体装置の実現を可能としたものである。

【図面の解説】

【図1】本発明の封止型半導体装置の断面及び裏面構成図

【図2】本発明のリードフレームの平面図

【図3】本発明のリードフレームの製造工程図

【図4】本発明の封止型半導体装置の封止工程図

【図5】本発明のリードフレームに内部電子部をはりつけた状態の平面図


【符号の説明】

100	封止型半導体装置
101	半導体電子
101A	電子部(パッド部)
102	リード部
102A	内部電子部
102B	内部電子部
102C	外部リード部
103	ワイヤ
104	絶縁被覆材
105	樹脂
106	半導体(ベースト)からなる内部電子部
200	リードフレーム
201	内部電子部
202	内部電子部
203	外部リード部
204	通口部
205	カバ部
300	リードフレーム素材
301	レジスト


303A	内蔵電子部
303B	外蔵電子部
304	遮光部
305	センシング部
306	光路
400	リードフレーム
401	光路用部材(テープ)
402	外蔵電子部
403	遮光部

405A, 405B	内蔵電子部
406A, 406B	外蔵電子部
410	リード部
410A	内蔵電子部
410B	外蔵電子部
410C	接続リード部
411	半導体素子
411A	ワイヤー
415	樹脂


(B1)




(B2)




(図3)



(図4)



(図5)



Japanese Patent Laid-Open Publication No. Heisei 8-125066

(TITLE OF THE INVENTION)

Resin Encapsulated Semiconductor Device, Lead Frame
5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

(CLAIMS)

1. A resin encapsulated semiconductor device
10 comprising:

a semiconductor chip;
a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and

25 outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

5 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip,
10 and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.

15 3. A lead frame comprising:
 a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
 each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15 4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive- interposed between the semiconductor chip and the leads, each of the 20 leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor 25 chip and adapted to be connected to an external circuit.

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

(B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions,
5 punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead
10 frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;

(C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching
15 dies, thereby removing the cut-off portions;

(D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface
20 of the lead frame toward the outer terminal portions to be externally exposed; and

(E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

(DETAILED DESCRIPTION OF THE INVENTION)

(FIELD OF THE INVENTION)

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 (DESCRIPTION OF THE PRIOR ART)

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and 15 miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor 20 device plastic packages have been advanced from surface-mounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin 25 Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal three-dimensional package structure. In addition to an increase in integration degree and improvement in performance, there
5 has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a
10 structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices.
20 Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with
25 a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of 5 achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT MATTERS]

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be 15 electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected 20 to the outer terminal portion of an associated one of the 25

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate. The above semiconductor device can be 5 embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the 10 semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair 15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a 25 semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded 5 in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect 10 the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the 15 entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a 20 two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The present invention is also characterized by a method for fabricating a semiconductor device including a 25 semiconductor chip, a plurality of leads fixedly attached

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be 5 electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the 10 outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one 15 of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions 20 of the leads being protruded in a direction orthogonal to a 25

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5 [FUNCTIONS]

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device, the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. The lead frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of the above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions. Thus, a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of semiconductor devices. In accordance with the present invention, it is also possible to fabricate a resin encapsulated semiconductor device having an increased number of pins.

20

(EMBODIMENTS)

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

25 Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 1B, the reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment is fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor 10 device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is 15 attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this 20 semiconductor device is mounted on a circuit board, the 25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of the semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B, a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip 101. That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line L. As mentioned above, one outer electrode 106 made of 25 solder is connected to the outer terminal portion 102B of

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 μm (HM122C 5 manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although 10 outer electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

As mentioned above, the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the 15 entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the 20 package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor 25 chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to 5 fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the 10 above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. In Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is 15 made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the 20 outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in 25 the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copper-based alloy may be used.

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoresist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. In place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second (Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c).

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which 5 desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the 10 resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow 15 or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

20 As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated 25 semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.